D
D Fendsolutions2mo ago

Senior Verification Engineer (FPGA)

IsraelIsrael·Ra'ananaFull-timesenior
OtherVerification Engineer
9 views0 saves0 applied
Apply Now

Quick Summary

Overview

At D-Fend Solutions, our people are our greatest strength — and technology is our passion. Our team of innovators and subject matter experts, including veterans of elite military intelligence technology units, is transforming the way organizations protect themselves from drone threats.

Technical Tools
jenkinspythonci-cd
At D-Fend Solutions, our people are our greatest strength — and technology is our passion. Our team of innovators and subject matter experts, including veterans of elite military intelligence technology units, is transforming the way organizations protect themselves from drone threats.

As the global leader in cyber-takeover counter-drone technology, we design and deliver advanced, software-defined solutions that empower our customers to detect, take control, and safely land unauthorized drones — with precision and reliability.

Every day, we push the boundaries of innovation to meet real-world security challenges across industries and environments. We’re proud of our cutting-edge technology, our global reach, and the impact we make in securing the skies.

We’re seeking passionate professionals who thrive in a fast-paced, creative, and collaborative environment — those who want to be part of the next generation of airspace security innovation.

Join D-Fend Solutions and help make the world a safer place.
Become a D-Fender! Work with the world’s leading cyber-takeover counter-drone technology provider and shape the future of safe airspace.


Lead the functional sign-off for complex FPGA designs by architecting scalable, reusable UVM-based verification environments.
You will build the essential infrastructure that empowers FPGA designers to efficiently and accurately verify their own modules.
 
 
  • Architecture: Build and maintain advanced simulation environments from scratch using UVM and SystemVerilog.
  • Strategy & Coverage: Develop comprehensive verification plans to drive the team toward 100% functional and code coverage closure.
  • CI/CD & Automation: Architect robust automated regression testing environments and integrate them into CI/CD pipelines (e.g., Jenkins).
  • Tool Expertise: Serve as the internal authority for EDA tools (like Questa) and manage high-performance simulations.
  • Debugging: Perform deep root-cause analysis on complex failing tests and hardware logic.
  • 7+ years of professional functional verification experience for FPGA or ASIC designs.
  • At least 5 years of proven expertise in building a complete Full-Chip UVM test environment from scratch.
  • Strong command of SystemVerilog and Verilog.
  • Extensive experience with EDA tools (specifically Questa) and complex hardware debugging.

  • FPGA Knowledge: Prior experience or background with FPGAs is a significant advantage.

     

  • Proficiency in Matlab for DPI or bit-exact modeling.
  • Scripting experience (Python/Tcl/Bash) for building automated CI/CD regression flows.
  • Familiarity with Questa tools is preferred.

    • Location & Eligibility

    Where is the job
    Ra'anana, Israel
    On-site at the office
    Who can apply
    IL
    Listed under
    Israel

    Listing Details

    Posted
    March 26, 2026
    First seen
    March 26, 2026
    Last seen
    June 1, 2026

    Posting Health

    Days active
    67
    Repost count
    0
    Trust Level
    23%
    Scored at
    June 1, 2026

    Signal breakdown

    freshnesssource trustcontent trustemployer trust
    Apply for this position

    4 other jobs at D Fendsolutions

    View all →

    Explore open roles at D Fendsolutions.

    D
    System QA Engineer
    Full-time
    D
    Sales Operations Specialist
    Full-time
    D
    Senior RF System & Design Engineer
    Full-time
    D
    Director of Engineering (Operations)
    Full-time

    Similar Verification Engineer jobs

    View all →
    qualcommqualcomm
    Senior ASIC Verification Engineer, Low Power Audio Subsystems/AI
    SpacexSpacex
    Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
    bln24bln24
    Business Analyst – Verification Engineer
    E
    Ensco
    LabView & Verification Engineer
    USD 72820-131331
    E
    Eliyan
    DV - Staff (+) Verification Engineer -  AMS modeling
    Full-time
    CesiumastroCesiumastro
    Principal Verification Engineer I
    USD 168000–199000
    Full-time

    Browse Similar Jobs

    Manager6.3kAssistant Manager5.6kTeam Member5.6kEngineer4kDirector3kAssistant2.9kAssociate2.8kConsultant2.7kTechnician2.6kData Collector2.2kCoordinator2.2kFitness & Wellness2.1kSupervisor2kTeam Leader1.7kPart Time1.6kAnalyst1.6kRestaurant General Manager1.5kOperator1.3kSocial Worker1.2kCustomer Service1.2k
    Newsletter

    Stay ahead of the market

    Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

    A
    B
    C
    D
    Join 12,000+ marketers

    No spam. Unsubscribe at any time.

    D
    Senior Verification Engineer (FPGA)
    Apply Now