Espace
Espace23d ago
USD 150000–250000/yr

FPGA Design Engineer - Avionics

United StatesSaratogaFull-Timemid
EngineeringOtherDesign EngineerFpga Design Engineer
0 views0 saves0 applied

Quick Summary

Overview

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

Technical Tools
EngineeringOtherDesign EngineerFpga Design Engineer
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are looking for FPGA Design Engineers to develop, implement, and verify FPGA firmware for satellite avionics systems. You will work across multiple boards and subsystems, designing RTL for flight computers, payload processing, communications, and sensor interfaces. The role requires strong digital design fundamentals and the ability to deliver reliable, radiation-tolerant FPGA designs for a space environment.

  • Design and implement RTL in SystemVerilog or VHDL for satellite avionics FPGAs across a variety of FPGA platforms.
  • Develop AXI Memory-Mapped and AXI-Stream protocol implementations for inter-subsystem communication.
  • Perform FPGA resource and size estimation including logic, memory, and DSP budgeting.
  • Implement clock-domain-crossing (CDC) design techniques and verify timing closure across designs.
  • Design clock/reset tree architectures and manage timing-closure strategies for complex multi-clock designs.
  • Develop SPI, I²C, GPIO, and other low-speed peripheral interfaces alongside high-speed transceiver links.
  • Apply fault-tolerant digital design techniques including TMR, ECC, scrubbing, and SEE mitigation.
  • Perform synthesis and place-and-route using vendor toolchains, including custom placement constraints.
  • Support board bring-up by developing configuration, interface verification, and debug test sequences.
  • Collaborate with digital design, power, and PCB layout engineers to ensure FPGA support circuitry meets requirements.
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years of FPGA design experience in aerospace, defense, or high-reliability systems.
  • Proficiency in SystemVerilog and/or VHDL for RTL design.
  • Experience with FPGA synthesis, place-and-route, and timing closure workflows.
  • Demonstrated knowledge of AXI or similar bus protocols and interface design.
  • Experience with clock-domain crossing techniques, FIFO design, and multi-clock architectures.
  • Understanding of radiation effects on FPGAs and mitigation strategies (TMR, ECC, scrubbing).
    • Experience with a variety of FPGA platforms and vendor toolchains (e.g., flash-based, SRAM-based, anti-fuse architectures).
    • Background in signal processing (FFT, FIR/IIR filters) and DSP integration.
    • Experience with transceiver design and high-speed serial communications on FPGAs.
    • Exposure to DAC/ADC interfaces and mixed-signal digital handling.
    • Experience with satellite or spacecraft FPGA applications.
    • Proficiency in Python or TCL scripting for automation and build infrastructure.
    • FPGA vendor toolchains (synthesis, place-and-route, timing analysis)
    • RTL simulation tools (e.g., VCS, QuestaSim, or equivalent)
    • Python, TCL, or shell scripting for build automation
    • Makefiles for FPGA build workflows

    Listing Details

    Posted
    April 2, 2026
    First seen
    April 2, 2026
    Last seen
    April 26, 2026

    Posting Health

    Days active
    23
    Repost count
    0
    Trust Level
    42%
    Scored at
    April 26, 2026

    Signal breakdown

    freshnesssource trustcontent trustemployer trust
    Espace
    Espace
    lever
    Employees
    5
    Founded
    2022
    View company profile
    Newsletter

    Stay ahead of the market

    Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

    A
    B
    C
    D
    Join 12,000+ marketers

    No spam. Unsubscribe at any time.

    EspaceFPGA Design Engineer - AvionicsUSD 150000–250000