Chip Lead: Analog & Mixed-Signal Layout Engineer

Milpitas · Milpitas · MilpitasFull-timelead
OtherEngineer
0 views0 saves0 applied

Quick Summary

Overview

The senior analog & mixed-signal layout designer will be responsible for the layout of cutting edge, high performance, high speed CMOS data converters in foundry CMOS process nodes in 2nm, 3nm, 5nm,

Technical Tools
OtherEngineer
The senior analog & mixed-signal layout designer will be responsible for the layout of cutting edge, high performance, high speed CMOS data converters in foundry CMOS process nodes in 2nm, 3nm, 5nm, 6nm, 7nm, 16nm, and 28nm.
  • 10+ years experience in high performance analog layout in advance Finfet/CMOS process nodes 
  • Experience with layouts of high performance and high speed analog blocks (such as ADC, DAC, PLL, and SERDES, for example)
  • Should be able to lead the project
  • Experience with analog layout techniques such as common centroid, interdigitation, shielding, dummy devices, EM aware routing on critical block, and must be versed with with VXL compliant methodology 
  • Familiarity in various physical verification checks DRC, LVS, DFM, ERC, EM, IR etc. 
  • Layout Automation using SKILL/PERL/Python is a plus
  • Self starter with the ability to define and adhere to schedule and methodology
  • Must possess strong social skill and be an excellent team mate

  • Listing Details

    Posted
    October 16, 2025
    First seen
    March 26, 2026
    Last seen
    April 24, 2026

    Posting Health

    Days active
    29
    Repost count
    0
    Trust Level
    23%
    Scored at
    April 24, 2026

    Signal breakdown

    freshnesssource trustcontent trustemployer trust
    Newsletter

    Stay ahead of the market

    Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

    A
    B
    C
    D
    Join 12,000+ marketers

    No spam. Unsubscribe at any time.

    O
    Chip Lead: Analog & Mixed-Signal Layout Engineer