ericsson
ericsson3h ago
New

Developer (Design Verification Engineer)

mid
OtherDeveloper
0 views0 saves0 applied

Quick Summary

Overview

1. Develop SystemVerilog testbenches and UVM-based verification environments to validate complex digital designs.

Technical Tools
OtherDeveloper
1. Develop SystemVerilog testbenches and UVM-based verification environments to validate complex digital designs. The chance to use your skills and imagination to push the boundaries of what´s possible. To build solutions never seen before to some of the world's toughest problems. You´ll be challenged, but you won't be alone. You´ll be joining a team of diverse innovators, all driven to go beyond the status quo to craft what comes next. What happens once you apply? Click Here to find all you need to know about what our typical hiring process looks like. We truly believe this approach drives innovation, which is essential for our future growth. DISCLAIMER: The above statements are intended to describe the general nature and level of work being performed by employees in this position. They are not an exhaustive list of all responsibilities, duties and skills required for this position, and you may be required to perform additional job tasks as assigned. Primary country and city: United States (US) || Austin (Country/ City) Job details: Developer Job Stage: Job Stage 6 Primary Recruiter: Avinash Kumar Designing and implementing constrained-random and directed test cases to ensure comprehensive functional coverage.

Location & Eligibility

Where is the job
Location terms not specified

Listing Details

Posted
May 11, 2026
First seen
May 11, 2026
Last seen
May 11, 2026

Posting Health

Days active
0
Repost count
0
Trust Level
49%
Scored at
May 11, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

ericssonDeveloper (Design Verification Engineer)