Senior RTL Design Engineer

United States·AustinFull-timesenior

EngineeringOtherDesign EngineerRtl Design Engineer

4 views0 saves0 applied

Apply Now

Quick Summary

Overview

We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Technical Tools

python

We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

About Us:

Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.

We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.

The salary range for this position is $120,000–$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.

RTL Design at Mythic:

At Mythic, our RTL design team is at the heart of transforming our custom digital dataflow architecture into working silicon. This architecture incorporates a novel scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines. Together with our Analog Compute Engines, these critical technologies enable unprecedented efficiency for modern AI workloads. RTL engineers take ownership of microarchitecture and RTL implementation, designing high-performance, low-power logic that drives our breakthrough AI hardware.

The team works closely with architecture, custom analog IP, compiler, verification, emulation, and post-silicon groups to ensure every component integrates seamlessly into the full system. Because today’s AI workloads push the limits of performance, memory, and efficiency, our RTL engineers apply both creativity and rigor to deliver designs that meet aggressive PPA (performance, power, area) goals while ensuring correctness. We welcome engineers at all levels who are excited to tackle challenging design problems and play a key role in building the next generation of AI compute hardware.

Design and implement RTL for Mythic's next-generation AI processor.

Contribute to the development of a novel digital dataflow architecture, including a sophisticated scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines.

Develop and optimize high-performance, low-power components such as datapaths, controllers, memory subsystems, and interconnects.

Collaborate with architects and verification engineers to define microarchitecture and ensure functional correctness.

Drive timing closure by working closely with synthesis and physical design teams.

Participate in design reviews and contribute to improving RTL coding practices and methodologies.

Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.

8+ years of industry experience in RTL design, microarchitecture, and architecture development.

Solid understanding of computer architecture fundamentals (pipelines, caches, coherence, memory hierarchies).

Hands-on experience with one or more of the following subsystems: scheduling fabrics, high-performance interconnects, DMA engines, memory controllers, or datapath/control logic.

Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines.

Familiarity with timing constraints, physical design considerations, and EDA flows.

Hands-on experience with simulation, synthesis, linting, and static timing analysis tools.

Strong problem-solving and communication skills with ability to work in cross-functional teams.

Familiarity with network-on-chip (NoC) architectures.

Expertise in low-power design techniques (clock gating, power gating, multi-voltage domains).

Experience with timing closure in advanced technology nodes and collaboration with physical design teams.

Strong skills in performance modeling and trade-off analysis (PPA optimization).

Hands-on experience with emulation/FPGA prototyping for early RTL validation.

Familiarity with AI, DSP, or other parallel compute architectures.

Strong scripting ability (Python or similar) for design automation and productivity.