qualcomm1d ago
New
New
Staff Physical Design Engineer
lead
OtherPhysical Design Engineer
0 views0 saves0 applied
Quick Summary
Key Responsibilities
* Leverages advanced ASIC knowledge and experience to define, model, design (digital, analog and/or mix signal), optimize, verify,
Requirements Summary
Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC physical design, ECO, STA, physical verification, power analysis or related work experience.
Technical Tools
OtherPhysical Design Engineer
##
Company:
Qualcomm Vietnam Company Limited
## Job Area:
Engineering Group, Engineering Group > Hardware Engineering
General Summary:
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.
As a Qualcomm HW SoC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
We are seeking a seasoned Staff / Sr Staff Physical Design Engineer to provide technical leadership across block-level, die-level and chip-level physical implementation on advanced FinFET nodes. You will define and own the backend design methodology, champion Agentic AI integration into the PD flow, and mentor engineers across the team while interfacing directly with foundry, EDA vendors, and executive stakeholders.
Minimum Qualifications:
Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC physical design, ECO, STA, physical verification, power analysis or related work experience.
OR
Master's degree in Science, Engineering, or related field and 3+ years of ASIC physical design, ECO, STA, physical verification, power analysis or related work experience.
OR
PhD in Science, Engineering, or related field and 2+ years of ASIC physical design, ECO, STA, physical verification, power analysis or related work experience.
Preferred Qualifications:
* Master's degree in VLSI, Electrical/Electronic Engineering, Physic Engineering, Computer Engineering, or Computer Science with 3+ years of experience.
* Deep expertise in full chip and block level floor-planning, design implementation through place and route, ECO, STA, LEC / Timing / Power closure, and Physical Verification;
* Experience with power optimization (DVFS, multi-Vt, power domains, UPF/CPF)
* Advanced Shell, Python and Tcl scripting: ability to architect large-scale SOC back-end automation frameworks and flow infrastructure
* Demonstrated experience or vision for applying Agentic AI methodologies to EDA challenges: autonomous agents, AI-driven optimization, LLM-assisted debugging
* Strong communication skills: ability to present methodology decisions, risk assessments, and tape out readiness to senior management
Principal Duties & Responsibilities:
* Leverages advanced ASIC knowledge and experience to define, model, design (digital, analog and/or mix signal), optimize, verify, validate and implement IP (block/SoC) development for a variety of high performance, high quality, low power products.
* Participates in or leads the design implementation of advanced design rules and processes for electronic hardware, equipment, and/or integrated circuitry.
* Conducts highly complex simulations and analyses of designs as well as implements designs with the best power, performance, and area.
* Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
* Utilizes tools/applications (e.g., RTL to GDS Flow) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages.
* Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects.
Level of Responsibility:
* Works independently with minimal supervision.
* Provides supervision/guidance to other team members.
* Decision-making is significant in nature and affects work beyond immediate work group.
* Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
* Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
* Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.
Minimum Qualifications:
• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Location & Eligibility
Where is the job
—
Location terms not specified
Listing Details
- Posted
- September 25, 2026
- First seen
- September 25, 2026
- Last seen
- September 26, 2026
Posting Health
- Days active
- 0
- Repost count
- 0
- Trust Level
- 56%
- Scored at
- September 25, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
External application
Similar Physical Design Engineer jobs
View all →S
SK hynix memory solutions America Inc.Sr. Staff / Principal Physical Design Engineer
USD 160000/yr
Physical Design Engineer
Physical Design Sr / Lead / Staff Engineer - Camera
Physical Design Engineer, Staff
USD 129600-179600
Physical Design Engineer, ML4PD
NPU Physical Design Engineer (Lead/Staff/Sr Staff)
Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.