TOP Design Verification Engineer Intern
United States·San JoseentryOtherDesign Verification Engineer
7 views0 saves0 applied
Quick Summary
Requirements Summary
A Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or a related field is required. Digital IC Design & Verification experiences. Work in Windows and Linux environment.
Technical Tools
OtherDesign Verification Engineer
Responsibilities
~1 min read- →A Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or a related field is required.
- →Digital IC Design & Verification experiences.
- →Work in Windows and Linux environment.
- →Python or Perl scripting experience.
- →Experience in System Verilog, UVM, C/Assembly coding
- →Experience in Perforce and Confluence.
- →Familiarity with UCIe, CPU architecture, NAND protocols, and AI productivity tools is a plus.
What We Offer
~1 min read
Location & Eligibility
Where is the job
San Jose, United States
On-site at the office
Who can apply
US
Listing Details
- Posted
- September 3, 2026
- First seen
- September 4, 2026
- Last seen
- September 29, 2026
Posting Health
- Days active
- 26
- Repost count
- 0
- Trust Level
- 42%
- Scored at
- October 1, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
Similar Design Verification Engineer jobs
View all →Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.