careers-latticesemi2mo ago

Staff IP Design Engineer

lead

EngineeringDesign Engineer

0 views0 saves0 applied

Apply Now

Quick Summary

Overview

Lattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers.

Requirements Summary

Key Skills Experience in high speed SERDES protocols (e.g.: PCIe, Ethernet, CPRI or JESD204B/C) or Peripherals (SPI, I2C or I3C) is a must.

Technical Tools

cpppythonsystem-design

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities

~1 min read

We are seeking a Staff IP Design engineer, passionate individual with technical leadership capabilities to build Connectivity IP portfolios for Lattice FPGA. The individual should have the ability to work closely with architect to translate specifications into high-speed RTL design, for the best Performance, Power and logic utilization.

Requirements

~1 min read

Experience in high speed SERDES protocols (e.g.: PCIe, Ethernet, CPRI or JESD204B/C) or Peripherals (SPI, I2C or I3C) is a must.
Hands-on experience in FPGA RTL design, logic verification, debug and timing closure is preferred
Programming skills (e.g.: C/C++, Perl, TCL or Python).
Experience in hardware validation or hardware interoperability test is a plus.
Experience in soft IP packaging, example design and testbench development will be an added advantage.

BS/MS/PhD in Electronics or Computer Engineering minimum of 8 years of FPGA or system design experience.
Independent and self-motivated, capable of executing under dynamic environment and uncertainties
Innovative, problem solver who likes to come up with newer and better solutions for existing problems.
Individual who works well with a team of diverse engineers, open to feedback and opinions.
Able to galvanize and enable a team to execute on a project to completion.
Good communication skill