Redcanyonsoftware2mo ago

USD 100000–200000/yr

Embedded Software Engineer – SDR Development

United StatesRemoteFull-Time Direct Placementmid

EngineeringEmbedded Software EngineerEmbedded EngineerSoftware Engineering

2 views0 saves0 applied

Apply Now

Quick Summary

Overview

Do you want to help a small company make a BIG difference in space? Do you take ownership of your job and responsibility for your actions? Then come work for Red Canyon and help us continue our mission of helping humankind reach the stars!

Technical Tools

cpppythonlinux

Here's a chance to work with an international aerospace company specializing in the production of small satellite platforms (from 6U CubeSats up to >300kg SmallSats) and innovative products to improve the comfort of space explorers. Thanks to its facilities and know-how, the company's activities follow the "all in-house" concept, which includes design, development, integration, qualification and operational services.

Working with leading international space agencies (e.g. NASA, ESA) and private companies, with an increasing focus on commercial partnerships. Our satellites have been selected for flagship missions such as NASA Artemis-1 and NASA DART. The company is advancing several major missions, such as a 40-satellite Earth observation constellation for integration into the Italian IRIDE program, as well as scientific missions such as LUMIO and HENON, and many other cutting-edge space projects.

IMPORTANT NOTICE

To conform to U.S. Government international trade regulations, the applicant must be a U.S. Citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State or U.S. Department of Commerce.

DUTIES & RESPONSIBILITIES

As an Embedded Software Engineer in our California team, you will report to the Chief of Telecom Engineering.

You will be responsible for leading the development of the UST-Lite software-defined radio (SDR). This role involves designing and implementing embedded C/C++ software for LEON3 softcore processors, architecting autoboot mechanisms for FPGA and soft processor initialization, and integrating SpaceWire and other communication interfaces.

You will take ownership of software system integration, debugging, and requirements traceability, while collaborating closely with FPGA engineers and quality assurance teams.

Develop embedded C/C++ & Python software for LEON3 softcore processors on Xilinx Kintex UltraScale and Microchip ProASIC3 platforms;

Architect and implement software mechanisms to support autoboot loading of FPGAs and LEON softcore processors;

Develop application software for SDRs to perform radio hardware configuration and initialization, protocol control and management (e.g. CCSDS Proximity-1), and supervisory functions;

Collaborate with FPGA engineers to embed softcore IP and integrate interfaces;

Define and implement commands, telemetry, and configuration mechanisms for multiple SDR operational modes;

Implement and test SpaceWire cores and protocol handling, with future contributions to Ethernet and CAN interface implementation;

Set up and maintain Linux build environments for cross-compilation using Gaisler RTEMS and Bare-C Cross Compiler (RCC/BCC) toolchains;

Take full ownership of integration and debugging of software/firmware interactions, and system bring-up;

Perform system integration, HW/SW troubleshooting, and end-to-end verification;

Review system-level requirements and generate, maintain, and verify lower-level software requirements to ensure compliance and traceability;

Work closely with quality assurance and lead growth initiatives for software quality management;

Develop and maintain software design documentation, including any simulators/emulators used for development;

Develop support applications (EGSE) for avionics system (AVS) interface simulation;

Document build, boot, and operational procedures clearly for internal and external stakeholders;

Support next-generation processor and FPGA architecture updates.

Team player and a “Do what it takes” attitude;

Bachelor’s or Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science or related fields;

At least 5+ years of experience in embedded software development or relevant roles (relevant experience may be considered in lieu of education);

U.S. Citizenship or U.S. Permanent Residency is required;

Strong C/C++ experience for embedded systems (softcore processor environments preferred);

Familiarity with assembly language or experience writing space-optimized code for bootstrapping and high-efficiency tasks;

RTOS experience with RTEMS: integration, configuration, and deployment on LEON3;

Hands-on experience with Linux build environments; cross-compilation using Gaisler RCC and BCC;

Proficiency with GRMON debug tool;

Familiarity with FPGA workflows, IP integration, and HW/SW interface design;

Experience implementing and testing SpaceWire protocols/cores in FPGA environments;

Basic experience with serial interfaces in FPGA environments;

Ability to work autonomously, taking full ownership of tasks and priorities while ensuring alignment with team objectives in a dynamic, fast-paced environment;

Analytical mind, as well as a continuous learning attitude;

Excellent attitude towards teamwork and cooperation;

Excellent written and oral communication in English.

Background in Space or Defense industries will be considered as a plus;

Experience with Ethernet and CAN interfaces in FPGA/embedded environments;

Knowledge of FPGA toolchains and SoC design principles;

Familiarity with CCSDS, ETSI, ECSS, and other relevant space protocol standards;

Understanding of Spacecraft Telecommunications terminology and operations;

Knowledge of SDR architectures and radio communications concepts;

Understanding of NASA and ESA standards for software and systems engineering (e.g., ECSS, NASA-STD-8739);

Familiarity of NASA-STD-1006, encryption standards, and industry best practices;

Strong problem-solving skills and adaptability across HW/SW/FW boundaries.