ovt

ovt·2 Locations

Digital Design engineer: Senior staff engineer / Staff engineer

Responsibilities: Responsible for RTL design and verification using Verilog and System Verilog Define System Architecture and/or Block level Micro Architecture based on product features and performance requirements, also with gate count and power estimation Work closely with Analog Design Engineers