Quick Summary
Key Responsibilities
Frame the layout schedule, effort estimation, risk and mitigation plan of layout activities for all layout engineers in the project Work closely with designers to understand the architecture and key
Technical Tools
OtherEngineer
Roles and responsibilities:
- Frame the layout schedule, effort estimation, risk and mitigation plan of layout activities for all layout engineers in the project
- Work closely with designers to understand the architecture and key requirements for the IC
- Strike right balance of area, performance and schedule during layout development by collaborating with design, packaging and process teams
- Work closely with Process development team to carry out PDK, P-cell and Design rule updates
- Work closely with Packaging engineer to develop custom lead-frames for various packages
- Analysis and closure of Electro Migration, Thermal gradients, ESD/LU performance and layout parasitic
- Routinely develop test vehicles for new process & package technology development
- Mentor and guide junior layout engineers/contract engineers, review their work and provide feedback to meet the quality and schedule norms
- Responsible for the final layout which meets the design expectations and layout checklist.
- Identify improvements needed in process/ quality/ cycle time and take up necessary initiatives
Knowledge and skills:
- Full chip layout experience from definition through release of IC to production
- Strong LVS, DRC, ERC, and antenna debug skills
- Proficient in analog and mixed-signal layout techniques and verification process including Device Matching, Power Bus design, avoiding Cross-talk, ESD/LU protection techniques
- Good understanding about all layout parasitics (R, C, diodes, BJTs)
- Good understanding of device physics and semiconductor fabrication process
- Must have worked on some of the Technologies like: 40nm, 65nm, 90nm, 130nm, 180nm, BiCMOS, BCD
- Should be well versed with tools such as Virtuoso XL/Assura /PVS/Voltas
- Ability to quickly ramp up on new tools/ process and mentor LEs
- Experience in automation/ SKILL coding for reducing cycle time/ quality checks will be an added advantage
- Requires excellent teamwork, good communication, strong problem-solving and documentation skills.
- Strong time management skills for on-time project delivery
- Ability to take initiatives and drive for results
Location & Eligibility
Where is the job
Bangalore, India
On-site at the office
Who can apply
IN
Listing Details
- Posted
- August 24, 2026
- First seen
- August 25, 2026
- Last seen
- August 25, 2026
Posting Health
- Days active
- 0
- Repost count
- 0
- Trust Level
- 51%
- Scored at
- August 25, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
External application · ~5 min on 118-WW TMG MFG OPS's site
Please let 118-WW TMG MFG OPS know you found this job on Jobera.
3 other jobs at 118-WW TMG MFG OPS
View all →Explore open roles at 118-WW TMG MFG OPS.
Similar Engineer jobs
View all →Field Service/Start-Up Engineer I
AI Evaluation Engineer (QA)
Senior Engineer, AI Edge
$178k–$258k/yr
2027 Graduate Sustainability Engineer - Carbon & BREEAM
D
DeltasandsSenior Aerospace Engineer (TS)
$155k–$175k/yr
Full Time - Exempt
D
DeltasandsSenior Aerospace Engineer (TS/SCI)
$155k–$175k/yr
Full Time - Exempt
Browse Similar Jobs
Manager10kTeam Member8.9kAssistant Manager7kTechnician5.6kAssistant5.4kAssociate5.4kDirector5.2kCoordinator4.6kConsultant4.4kPart Time4.2kSupervisor4.1kAnalyst3.1kData Collector2.8kTeam Leader2.5kRestaurant General Manager2.4kLead2.3kDevelopment2.2kOperator2.2kFitness & Wellness2.1kAssistant General Manager2k
Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.