Digital - ASIC Design Automation Engineer
Quick Summary
CI/CD, Methodology & AI-Augmented Tooling ABOUT THE ROLE Eliyan is the chiplet interconnect pioneer behind NuLink, the industry's most efficient chiplet-to-chiplet PHY technology.
Flow Automation and Quality Gates Own and define the front-end release methodology, including release criteria, handoff checkpoints, and cross-team gating procedures Build and maintain Jenkins-based CI for Lint, CDC, RDC, and static timing analysis…
3+ years of relevant industry experience Hands-on experience with LLM/AI tooling and agent frameworks (Anthropic Claude, OpenAI, or equivalent) Familiarity with industry-standard EDA tools (Synopsys VCS, Verdi, PrimeTime, Design Compiler, Fusion…
About the Role
~1 min readEliyan is the chiplet interconnect pioneer behind NuLink, the industry's most efficient chiplet-to-chiplet PHY technology. With Series C funding from leading hyperscalers and AI infrastructure providers, we are scaling our digital design organization to support multiple concurrent IP programs across advanced process nodes.
Here is the honest version of this job. Our digital designers spend part of every week doing work a machine should be doing: re-running lint and CDC by hand, reading thousands of violations to find the twenty that matter, chasing down which synthesis run regressed QoR, and manually assembling the evidence that a branch is clean enough to promote to release.
Your job is to make that work disappear. You will own our Jenkins-based design flow infrastructure end to end and build the AI layer on top of it: agent-driven triage that filters lint and CDC noise down to the real issues, and automated pull requests that arrive pre-organized so a designer reviews a decision instead of excavating a log. The team is small enough that tooling you ship on Monday changes how it works on Tuesday. MUST BE WILLING TO WORK ONSITE - M-F
Responsibilities
~1 min readRequirements
~2 min read- Familiarity with industry-standard EDA tools (Synopsys VCS, Verdi, PrimeTime, Design Compiler; Cadence Genus; Spyglass; Questa; JasperGold).
- Background in data engineering or ML systems: evaluation harnesses, retrieval pipelines, or production inference.
- Exposure to digital design, SoC, PHY, SerDes, or chiplet interconnect domains.
- Open-source contributions to design automation, hardware verification, or developer tooling.
Location & Eligibility
Listing Details
- Posted
- May 13, 2026
- First seen
- May 13, 2026
- Last seen
- September 12, 2026
Posting Health
- Days active
- 8
- Repost count
- 0
- Trust Level
- 37%
- Scored at
- May 22, 2026
Signal breakdown
Please let Eliyan know you found this job on Jobera.
4 other jobs at Eliyan
View all →Explore open roles at Eliyan.
Similar Automation Engineer jobs
View all →Browse Similar Jobs
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
No spam. Unsubscribe at any time.