E
Eliyan1mo ago

DV - Principal Digital Verification Engineer

United StatesUnited States·VancouverFull-timelead
OtherVerification Engineer
3 views0 saves0 applied
Apply Now

Quick Summary

Overview

Join the leading chiplet startup! As an Eliyan Principal Digital Verification Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility.

Technical Tools
ci-cd

Join the leading chiplet startup!  As an Eliyan Principal Digital Verification Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility.  You will be a key technical leader in developing state-of-the-art testbenches and unit/chip level test cases for best-in-class PHYs and Controllers. You will lead verification methodologies for Eliyan products.  You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products.  We offer a fun work environment with excellent benefits.

  • Provide technical verification leadership to Eliyan products and provide guidance to junior engineers.
  • Develop and execute verification plans for connectivity IPs and Chiplets .
  • Create and maintain SystemVerilog/UVM-based verification environments .
  • Write and debug SystemVerilog/UVM compliant test cases for block and chip level.
  • Maintain a regression environment for enabling design CI/CD pipelines.
  • Collaborate with design engineers to ensure design quality with continuous micro-architecture, test-plan, and coverage reviews.
  • Develop, maintain, and track various test plan items and progress towards RTL freeze.
  • Stay up to date with industry trends, emerging technologies and progress in standards’ bodies.
  • Ensure IP compliance with industry standard protocols.
  • Integration of 3rd party VIPs and coordinate feature/bug tracking requests.
  • Perform in the capacity of a technical leader for junior verification engineers.
  • Create, improve, maintain DPI based FW simulation environments.
  • Create, improve, maintain gate level simulation environments for functional and power simulations.
  • Drive state of art verification methodologies for silicon verification including constrained based random verification, coverage driven verification.
  • Create microcontroller sub system testbenches and verification plan.
  • Own end-to-end verification for the company products.
  • Automation of verification flows including automated regression flow
  • BS in Electrical Engineering and related fields with 15+ years of experience
  • Strong expertise in UVM, test environment and assertion coding with SystemVerilog
  • Strong expertise on coverage driven verification
  • Proficiency in 3rd party tools for regression management and coverage analysis
  • Experience working on connectivity interfaces and protocols.
  • Knowledge of IO interface is a plus
  • Strong bias for innovations across all aspects of digital verification including automation of mundane activities and methods for quality improvement
  • Experience in verifying 3rd party mixed signal IPs as well as integration of VIPs
  • Proven track record of being part of a start-up like environment
  • Strong debugging skills
  • Strong understanding of microcontroller architecture and related peripheral talking to microcontrollers
  • Hands on experience with one of the scripting languages

    • Location & Eligibility

    Where is the job
    Vancouver, United States
    On-site at the office
    Who can apply
    US

    Listing Details

    Posted
    April 27, 2026
    First seen
    April 27, 2026
    Last seen
    June 2, 2026

    Posting Health

    Days active
    35
    Repost count
    0
    Trust Level
    23%
    Scored at
    June 2, 2026

    Signal breakdown

    freshnesssource trustcontent trustemployer trust
    Apply for this position

    3 other jobs at Eliyan

    View all →

    Explore open roles at Eliyan.

    E
    DV - Staff (+) Verification Engineer -  AMS modeling
    Full-time
    E
    PD - Sr Staff - Physical Verification Lead | Signoff & DRC
    Full-time
    E
    PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
    Full-time

    Similar Verification Engineer jobs

    View all →
    qualcommqualcomm
    Senior ASIC Verification Engineer, Low Power Audio Subsystems/AI
    SpacexSpacex
    Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
    bln24bln24
    Business Analyst – Verification Engineer
    E
    Ensco
    LabView & Verification Engineer
    USD 72820-131331
    E
    Eliyan
    DV - Staff (+) Verification Engineer -  AMS modeling
    Full-time
    CesiumastroCesiumastro
    Principal Verification Engineer I
    USD 168000–199000
    Full-time

    Browse Similar Jobs

    Manager6.1kAssistant Manager5.8kTeam Member5.5kEngineer3.8kDirector2.9kAssistant2.9kAssociate2.7kConsultant2.7kTechnician2.5kData Collector2.2kCoordinator2.1kFitness & Wellness2.1kRestaurant General Manager1.7kTeam Leader1.7kPart Time1.6kSupervisor1.5kAnalyst1.5kCustomer Service1.3kSocial Worker1.2kOperator1.2k
    Newsletter

    Stay ahead of the market

    Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

    A
    B
    C
    D
    Join 12,000+ marketers

    No spam. Unsubscribe at any time.

    E
    DV - Principal Digital Verification Engineer
    Apply Now