25d ago

Senior Analog IC Layout Engineer

MexicoMexico·Guadalajarasenior
Other
2 views0 saves0 applied

Quick Summary

Requirements Summary

Bachelor or Master Degree in Electrical Engineering, Electronics,

Technical Tools
Other

NXP Semiconductors is seeking an experienced Analog IC Layout Engineer to join the Central Layout Group serving the Power & Energy Business Line, with a primary focus on Automotive Power Solutions (APS).

The Central Layout Group delivers physical implementation expertise for complex mixed-signal and power management integrated circuits supporting multiple product lines worldwide. The team collaborates with Design, Verification, Package, Test and Product Engineering organizations across a global R&D network to drive the successful execution of advanced automotive and industrial semiconductor products.

The successful candidate will play a key role in the development of complex automotive mixed-signal and power management ICs, driving layout execution from planning through tape-out while collaborating with stakeholders across multiple worldwide engineering sites.

Responsibilities

~1 min read
  • Lead the physical implementation of Analog and Mixed-Signal integrated circuits
  • Define and optimize floorplans for complex blocks and top-level assemblies
  • Drive layout activities from planning through tape-out
  • Ensure design quality, robustness and compliance with development methodologies
  • Own DRC, LVS, ERC and physical sign-off activities
  • Support extraction analysis and post-layout verification
  • Drive root-cause analysis and resolution of layout-related challenges
  • Coordinate layout activities with Design, Verification, Package, Test and Product Engineering teams
  • Mentor junior engineers and share technical expertise
  • Contribute to layout methodology improvements and best practices
  • Support project execution through accurate planning, communication and risk management

Requirements

~1 min read
  • Bachelor or Master Degree in Electrical Engineering, Electronics, Physics or Microelectronics
  • Strong experience in Analog IC Layout development
  • Expertise with Cadence Virtuoso Layout environment
  • Experience with DRC/LVS sign-off methodologies
  • Solid understanding of CMOS, BCD, SOI and Mixed-Signal design environments
  • Ability to work independently and manage complex technical challenges
  • Strong communication, collaboration and stakeholder management skills
  • Fluent written and spoken English
  • Experience with Calibre, PVS, Quantus, StarRC or equivalent EDA tools
  • Experience with automotive semiconductor products
  • Knowledge of High Voltage technologies
  • Experience in layout automation and scripting (SKILL, Python, TCL or Shell)
  • Previous mentoring or technical leadership experience
  • Experience working in multi-site international R&D organizations
  • Interest in AI-assisted engineering and design productivity solutions

#LI-FCC3


More information about NXP in Mexico...

#LI-fcc3

Location & Eligibility

Where is the job
Guadalajara, Mexico
On-site at the office
Who can apply
MX

About this job

Who can apply
Mexico
Posted
25 days ago
Employer
has 972 open jobs on Jobera in 21 countries.

Listing Details

Posted
October 12, 2026
First seen
October 18, 2026
Last seen
November 7, 2026

Posting Health

Days active
19
Repost count
0
Trust Level
14%
Scored at
November 7, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

Senior Analog IC Layout Engineer