System Performance Modeling Engineer

## Company: Qualcomm Technologies, Inc. ## Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. The Infrastructure IP Team consists of a multi-disciplinary group involved in the definition and design of platform infrastructure HW components such as Interconnect (NoC), System Cache, Memory Controllers and System MMU that are implemented in all Qualcomm SoCs. This position is centered on system/platform architecture, with a strong emphasis on NoC (Network-on-Chip) topology architecture and system memory architecture (topologies, memory organization, address mapping, interleaving, etc.). It involves architecture-oriented performance explorations using cycle-accurate and approximate models to support both Infra IP-level micro-architecture optimizations and system-level architecture decisions. Power modeling is also a key component of this job. The ideal candidate should demonstrate the ability to understand the HW micro-architecture of the infrastructure components involved — in particular the NoC, memory system, and overall platform interconnect — identify architectural trade-offs and performance bottlenecks, define experiments, and conduct data-driven performance and power analyses using simulation. The candidate should partner effectively with IP designers, system architects, and performance teams to shape next-generation platform architectures. This is a challenging position, working on the most innovative technologies, surrounded by experts as well as users of our technology all over the world. You will contribute to evaluating and shaping the architecture of future hardware platforms and provide key data points to decision-makers. You will also help develop new tools for architecture validation and exploration, primarily for performance and power, and to a lesser extent for high-level functional validation. Responsibilities In your role, you will: * Participate in NoC topology and system memory architecture exploration campaigns, working closely with key architects from various teams. Analyze complex datasets to identify insights and patterns that will help define the requirements for next-generation SoCs. * Drive architecture-oriented performance and power explorations across platform-level components (NoC, memory subsystem, system cache, memory controllers). * Develop new tools for architecture validation and exploration — focused primarily on performance and power modeling, with additional support for high-level functional validation. * Support exploratory methodology projects, involving machine learning, data science, etc. * Expand, maintain, and document innovative modeling frameworks. Participate in defining a new hardware modeling semantic, breaking with conventional hardware programming languages. Skills/Experience * Robust understanding of computer architecture, memory hierarchy, and system/platform architecture. * Experience or knowledge in NoC (Network-on-Chip) architecture, topologies, and design trade-offs. * Strong knowledge of Object-Oriented Programming (C++, Python). * Interest in programming paradigms. * Knowledge of bus components and interconnect micro-architecture. * Understanding of performance/power/area trade-offs. * Ability to quickly react and adapt to changes. * Excellent communication skills. Requirements * Degree in Microelectronics, Computer Science, or related field. * Preferably 2–5 years of solid experience in SoC modeling and/or software development; new graduates will be considered with strong internships & motivation. * Understanding of interconnect protocols like AHB/AXI/ACE/ACE-Lite and NoC concepts and topologies. * Experience in Data Science, Machine Learning. Preferred Qualifications * Master's or PhD degree in Microelectronics, Computer Science, or related field. * Strong mathematical background. * Knowledge of NoC architecture and network traffic engineering. * Knowledge of Memory Controller, LPDDR & DDR protocols. * Experience driving architecture-oriented performance and power investigations on blocks like NoC, memory controller, system cache, CPU, GPU, and multimedia is a plus. Qualifications: * Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR * Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. OR * PhD in Science, Engineering, or related field. Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and Other Compensation & Benefits: $115,600.00 - $173,400.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link. If you would like more information about this role, please contact Qualcomm Careers.