GPU Design Verification Engineer

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. 

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

• →Work closely with architects, RTL designers, firmware, software, and validation teams to understand feature requirements and verification objectives.
• →Define verification strategies, methodologies, and coverage plans for complex architectural features.
• →Develop comprehensive verification plans accounting for feature interactions, system-level use cases, software workflows, and firmware dependencies.
• →Architect and enhance reusable UVM verification environments, scoreboards, checkers, generators, and coverage models.
• →Develop constrained-random, directed, and scenario-based test suites.
• →Drive verification closure and signoff criteria, including functional, code, assertion, and performance coverage.
• →Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues  

• →Develop and deploy AI-driven and agentic verification workflows to improve verification productivity, automate testcase generation, coverage gap analysis, debug triage, regression management, and root-cause identification.

As a  GPU Design Verification Engineer on the verification team, you will work with leading industry tools and design & verification concepts to achieve full functional, performance closure on a variety of digital design blocks which are a part of the Graphics Core IP (GFXIP). 

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

• Proficient in IP level ASIC verification 
• Proficient in developing UVM testbenches and working in Linux and Windows environments 

• Experienced with Verilog, System Verilog, C/C++   
• Developing UVM based verification frameworks and testbenches, processes and flows 
• Experience with constrained random verification, functional coverage and assertions
• Proficient in debugging RTL code using simulation tools  

• Scripting language experience: Perl/Python/Ruby/Makefile/shell preferred.  
• Experience developing AI-assisted automation tools, agents, or workflows using modern AI tools/frameworks.

• Exposure to leadership or mentorship is an asset 
• Familiarity for Formal Verification is an asset 

• Bachelors or Masters degree in computer engineering/Electrical Engineering 

This role is not eligible for Visa sponsorship.

#LI-BM1

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.