Design Verification Engineer

Intel is building a configurable interconnect and chassis generator for SoCs and chiplets, and the Unified Intel Chassis (UIC) team is looking for an Entry Level Design Verification Engineer to be part of it. In this role, you will use simulation, formal verification, and AI-assisted development to check hardware behavior, find bugs, and build reusable verification code.

Working closely with architecture, design, and tooling engineers, you will help turn specifications into working, tested hardware. We value strong fundamentals, curiosity, and engineers who follow a problem through to a solution. You will learn by building, testing ideas, and reviewing work with experienced engineers — with room to contribute to models, RTL, and tools as your skills grow.

Prior industry experience is not required. Relevant experience may come from coursework, research, internships, or personal projects.

Please note: This position is not eligible for Intel immigration sponsorship.

• →Develop simulation tests, formal properties, reference models, and checkers for interconnect and chassis IP; learn to select and combine methods for the problem being verified
• →Debug simulation failures and formal counterexamples, distinguish design issues from testbench or assumption errors, and work with the relevant owners to resolve them
• →Translate specifications into verification plans and checks; review assumptions, coverage gaps, and proof results with the team, and take well-scoped features from initial bring-up through verification closure
• →Participate in architecture and design discussions, use models and experiments to clarify behavior and tradeoffs, and contribute reviewed RTL or model changes in collaboration with their owners
• →Build scripts and reusable tools for configuration generation, regression execution, and results analysis across generated designs
• →Use AI-assisted tools in everyday coding, property development, and debugging; review generated work against design intent and validate it with tests and formal analysis rather than accepting the output at face value

You should demonstrate the following professional traits to be successful:

• Intellectual curiosity and a willingness to ask questions, incorporate feedback, and learn unfamiliar hardware and software concepts
• A methodical approach to problem-solving — one that distinguishes between what is expected, what is observed, and what needs to be investigated further
• A collaborative mindset with the ability to communicate clearly and work effectively with engineers across architecture, design, and verification disciplines

• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field — with 6+ months of work or academic experience
• Foundation in digital logic, sequential circuits, and computer architecture, with the ability to read and reason about RTL
• Programming and algorithmic problem-solving skills, demonstrated in C/C++, Python, or an HDL through coursework, research, projects, or internships
• Experience explaining expected behavior, devise tests, and investigate unexpected results
• Hands-on use of AI-assisted development tools in coursework, research, or projects, including reviewing and testing the code they produce

All minimum qualifications may be satisfied through internships, academic projects, coursework, or other practical experience.

• Coursework or project experience with RTL simulation, formal verification, SystemVerilog assertions, or UVM
• Familiarity with interconnects, cache and memory hierarchies, or protocols such as AXI, CHI, or PCIe
• Hands-on projects involving RTL design, FPGA implementation, hardware modeling, or hardware-software co-design
• Experience with Linux, Git, scripting, and automated build or test flows
• Experience building AI-assisted workflows for specification analysis, test or property generation, or debugging

Preferred qualifications may also be satisfied through internships, academic projects, coursework, or other practical experience.

*