New
USD $119,941.00 - USD $133,000.00 /Yr

FPGA Design Verification Engineer

Us-Ma-Dedhammid
Other
1 views0 saves0 applied

Quick Summary

Key Responsibilities

SystemVerilog & UVM: Good foundational knowledge of SystemVerilog object-oriented programming and Universal Verification Methodology (UVM) concepts.

Requirements Summary

Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S.

Technical Tools
Other

Requirements

~1 min read

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 2 years of relevant experience; or Master's degree, plus 6 months of relevant experience.

 

Responsibilities

~1 min read
  • →Vendor Ecosystems: Experience developing UVM testbenches for designs implemented in Xilinx devices with Xilinx IP and SoCs.
  • →Protocols: Exposure to AXI protocols, PCIe, Ethernet interfaces, or Xilinx SoC ecosystems.
  • →Verification IP: Any familiarity with Questa Verification IP (QVIP).
  • →Metrics & Assertions: Familiarity with functional/code coverage, cover points, and writing basic assertions.
  • →Advanced Methods: Exposure to the Register Abstraction Layer (RAL) or Formal Verification tools.
  • →Traceability: Familiarity with requirements-based verification, requirement tracing, and developing requirement verification strategies.
  • →Hardware Lab Work: Experience debugging FPGA hardware and assisting with HW/SW integration.
  • →Version Control: Familiarity with GIT and GitLab is a plus.

 

  • Build New Environments: Actively participate in the definition, design, and documentation of new FPGA verification environments.
  • Test Execution & Debug: Run simulations and regressions, debug testbench or Design Under Test (DUT) issues, and analyze simulation results.
  • Plan Creation: Work with design/system/SW/DV team as required to understand requirements and create test and simulation plans that establish clear functional criteria.
  • Automation: Write or maintain scripts to automate verification workflows.
  • Project Impact: Take ownership of verifying specific FPGA features and contribute directly to successful project releases.
  • Growth Mindset: Ability to work independently or in a small team environment and learn advanced verification methodologies using all available resources to stay abreast of technology and verification methodology trends.
  • Engineering Fundamentals: Good foundational understanding of FPGA design and verification concepts.
  • Problem Solving: Ability to think creatively to find bugs and edge cases in complex designs.
  • Communication: Clear written and verbal communication skills to effectively work with cross-domain teams.
  • Agility: Ability to multi-task and work in a dynamic environment that includes working with changing needs and requirements.
This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
USD $119,941.00 - USD $133,000.00 /Yr.

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Location & Eligibility

Where is the job
Us-Ma-Dedham
On-site at the office
Who can apply
Same as job location

About this job

Pay per year
$119,941–$133,000 a year
88% above the $67,450 median for Other jobs on Jobera (145,525 salaries).
Posted
1 day ago
Employer
has 75 open jobs on Jobera.

Listing Details

Posted
November 13, 2026
First seen
November 14, 2026
Last seen
November 14, 2026

Posting Health

Days active
0
Repost count
0
Trust Level
68%
Scored at
November 14, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

FPGA Design Verification EngineerUSD $119,941.00 - USD $133,000.00 /Yr