~20d ago

Senior ASIC Power Management Micro Architect, Chip Design

2 Locationssenior
ArchitectConstruction & Real Estate
1 views0 saves0 applied

Quick Summary

Key Responsibilities

Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement.

Requirements Summary

BSc or MSc in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience). 12+ years of hands-on RTL design experience.

Technical Tools
ArchitectConstruction & Real Estate

NVIDIA is the engine of modern AI and accelerated computing, and power efficiency sits at the heart of everything we build. We are looking for a Senior ASIC Design Engineer to join our Chip Design team and take ownership of Power Management IP — from micro-architecture definition all the way through to post-silicon enablement. You will be a key player in developing and enabling new technologies that scale across NVIDIA's product lines. If you are passionate about front-end micro-architecture and design and want to see your blocks come to life in silicon, we want to hear from you!

Responsibilities

~1 min read
  • →

    Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement.

  • →

    Serving as a key player in the development and enablement of new power management technologies across NVIDIA's product lines.

  • →

    Delivering high-quality, synthesizable RTL as part of the IP Chip Design team.

  • →

    Partnering closely with architecture, verification, physical design, and validation teams to drive successful tape-out and silicon bring-up.

  • →

    Leading post-silicon debug, characterization, and enablement activities to bring your blocks from concept to working silicon.

Requirements

~1 min read
  • BSc or MSc in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience).

  • 12+ years of hands-on RTL design experience.

  • Proven experience bringing a block from the development phase all the way through to post-silicon bring-up and enablement.

  • Strong background in front-end ASIC micro-architecture and design.

  • Solid command of the full IP/ASIC design flow, from definition through post-silicon.

  • A collaborative mindset and the drive to be a key contributor within a world-class design team.

  • Hands-on experience with Power Management IP.

  • A track record of contributing to new technology development and enablement.

  • Deep post-silicon validation and debug expertise.

  • Familiarity with low-power design techniques and methodologies.

NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!

NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, disability, or any other characteristic protected by law.

Location & Eligibility

Where is the job
Not specified
Location terms not specified
Who can apply
Same as job location

About this job

Posted
20 days ago
Employer
has 3,400 open jobs on Jobera in 29 countries.

Listing Details

First seen
October 18, 2026
Last seen
November 7, 2026

Posting Health

Days active
19
Repost count
0
Trust Level
18%
Scored at
November 7, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

Senior ASIC Power Management Micro Architect, Chip Design