PMIC Analog Design Engineer

•    Bachelor's degree in Electrical Engineering or related field (Master's or PhD preferred)
•    4+ years of analog/mixed-signal IC design experience with strong analog fundamentals and design understanding for standard blocks including BGRs, V2Is, Amplifiers, Comparators, Level shifters, Oscillators
•    Experience with high-voltage circuit designs and high speed level shifters 
•    Familiarity with SOA (Safe Operating Area) & Reliability, Aging sims
•    Strong understanding of mismatch effects and device noise, with experience in auto-zeroing, chopping, and statistical analysis
•    Good understanding of Control Systems fundamentals, compensation, large signal analysis etc.
•    Fully proficient and deeply comfortable with standard Power IC design flows end-to-end (Cadence Virtuoso, Spectre)
•    Worst-case corner analysis, top-level and Monte Carlo simulation, and post-layout PEX sign-off
•    Strong knowledge of BCD and/or advanced CMOS process trade-offs for high-performance Power IC design
•    Ability to work independently and drive design related technical decisions with confidence and provide predictable development schedule for blocks & sub-systems based on the specifications, with high quality.
•    Should be able to independently explore multiple options and come up with optimum architectures of blocks for given specs and execute with high quality while adhering to the schedules.
•    Strong written and verbal communication skills
 

•    Experience in designing blocks for PMICs in consumer electronics (mobile, laptops, wearables)
•    Understanding of one or more converter control architectures: Adaptive/Constant On/Off Time, peak/valley/average current mode control
•    Hands-on transistor-level design of integrated power FETs, gate drivers, oscillators, bandgap/bias circuits, error amplifiers, and frequency compensation networks
•    High-efficiency design techniques with focus on performance while minimizing power and area.
•    Working familiarity with multi-rail PMIC SoC integration: power sequencing, UVLO, OCP, OTP, and digital interfaces (I2C, SPI, MIPI I3C)
•    Experience in customer-facing technical alignment and specification negotiation
•    Physical layout understanding and key aspects including power routing, grounding, signal integrity, thermal management, and die area optimization
•    Exposure to Simplis, AMS, or equivalent simulation tools (good to have)
•    Experience of full / partial design ownership of Switching Converters, LDOs
•    Full-cycle IC design experience: schematic, simulation, layout collaboration, post-layout verification, silicon validation, and characterization
•    Ability to independently manage and execute multiple design tasks in parallel on aggressive schedules
•    Mentoring Junior members and New College Graduates in the team