~15m ago
New

Senior ASIC Design Engineer

IndiaIndia·Punesenior
EngineeringDesign Engineer
1 views0 saves0 applied

Quick Summary

Key Responsibilities

Working in full ASIC design cycle ranging from micro architecture design, RTL coding, verification, synthesis, FPGA prototyping, and silicon bring-up. IP/SoC verification in C/C++,

Technical Tools
EngineeringDesign Engineer

We are part of a great team within NXP that delivers the industry’s first tri-radio chip. Please visit our recent announcement: NXP Advances IoT Connectivity with Industry’s First Secure Tri-Radio Device | NXP Semiconductors

We have a senior level ASIC design engineer opening. Will you be interested in working on cutting-edge wireless technology that will be the backbone of future connected lifestyle? Do you like to work with a group of passionate and talented engineers to tackle the most crucial tasks leading to the next-generation of innovations? Are you ready for a career move that could make a bigger impact to the team’s success?

Our team focuses on wireless MAC controllers and system level development for wireless products, with a heavy focus on design and verification to accommodate new customer requested features and new standard specification feature developments. This is a great opportunity to work on wireless related product development with the best-in-class performance, area and lower power.

Responsibilities

~1 min read
  • →Working in full ASIC design cycle ranging from micro architecture design, RTL coding, verification, synthesis, FPGA prototyping, and silicon bring-up.
  • →IP/SoC verification in C/C++, System Verilog, and UVM environment.
  • →Support of IP delivery, FPGA prototyping and silicon validation.
  • →Solving complex design and verification problems with your innovative ideas.

Nice to Have

~1 min read
  • MSEE with 3+ years of experience with working knowledge in Bluetooth, IEEE 802.15.4, wireless or other networking controller design and implementation.
  • Micro-architecture, Verilog RTL coding, and IP/SoC verification.
  • Familiar with ASIC design concept and design flow: HW/SW co-simulation, synthesis, Lint/CDC, and formal verification.
  • Fluent in C/C++, System Verilog, and UVM.
  • Familiar with SVA assertion and coverage driven verification.
  • Familiar with Perl, Python, shell script, and Tcl.
  • Small area and low power design experience.
  • SOC integration experience.
  • Complete product cycle experience from specification to production.
  • Hands-on lab experience on FPGA validation and post-silicon bring-up.
  • Excellent communication and report documentation skills.

NXP’s Wireless Connectivity team has an open and inclusive work environment that promotes excellence, innovation, collaboration, and integrity. An expanding business comes with tremendous career opportunities which will challenge and grow your talents. If you are ready to start the next chapter of your career in the wireless area, you don’t want to miss this opportunity to join a world leader in this technology.


More information about NXP in India...

#LI-29f4

Location & Eligibility

Where is the job
Pune, India
On-site at the office
Who can apply
IN

About this job

Who can apply
India
Posted
Today
Employer
has 797 open jobs on Jobera in 11 countries.

Listing Details

First seen
October 18, 2026
Last seen
October 18, 2026

Posting Health

Days active
0
Repost count
0
Trust Level
51%
Scored at
October 18, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

Senior ASIC Design Engineer