Pixel Design Engineer – Process R&D
EngineeringDesign Engineer
2 views0 saves0 applied
Quick Summary
Overview
Role Overview As a Pixel Design Engineer within the Process R&D team, you will work on innovation in pixel architecture and process optimization.
Technical Tools
EngineeringDesign Engineer
Role Overview
As a Pixel Design Engineer within the Process R&D team, you will work on innovation in pixel architecture and process optimization. You will play a key role in advancing simulation methodologies, developing next-generation pixel technologies, and collaborating cross-functionally to enable cutting-edge imaging and display solutions.
Key Responsibilities
- Optimize pixel structures and fabrication processes to improve electrical/optical performance and efficiency.
- Develop, enhance, and validate simulation methodologies for CIS (CMOS Image Sensor) pixel optimization and system-level modeling.
- Collaborate with process integration and design teams to improve pixel characteristics and develop new pixel architectures tailored to specific applications, including - Phase Detect (PD), Dual Pixel Detection (DPD), Near-Infrared (NIR), Time-of-Flight (ToF) and LCOS (Liquid Crystal on Silicon)
- Partner with system engineering and architecture teams to model and optimize devices, components, and full systems leveraging OVT sensors and display technologies.
- Contribute to next-generation sensors and display performance through data-driven modeling and cross-functional innovation.
Qualifications
- 5+ years of experience in pixel optimization and performance enhancement.
- 5+ years of experience in device-based technologies, including development of advanced semiconductor processes (CIS process experience strongly preferred).
- MSEE, MS in Physics, or equivalent required; PhD preferred.
- Background in simulation tools and semiconductor device physics.
- Demonstrated ability to work cross-functionally in R&D environments.
Annual base salary for this role in California, US is expected to be between $140,000 - $170,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability
Location & Eligibility
Where is the job
Santa Clara, United States
On-site at the office
Who can apply
US
About this job
- Who can apply
- United States
- Posted
- 258 days ago
Listing Details
- Posted
- February 12, 2026
- First seen
- September 26, 2026
- Last seen
- October 27, 2026
Posting Health
- Days active
- 32
- Repost count
- 0
- Trust Level
- 18%
- Scored at
- October 28, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
External application
Similar Design Engineer jobs
View all →Structures & Payload Design Engineer (Structural Design)
Principal MLI Design Engineer/Senior Principal MLI Design Engineer (Level 3/4)
$103,600.00 - $155,400.00
Senior VLSI ASIC Logic Design Engineer
Senior VLSI ASIC Logic Design Engineer
Senior VLSI ASIC Logic Design Engineer
Senior VLSI ASIC Logic Design Engineer
Browse Similar Jobs
Devops Engineer5.5kEngineering Manager3.7kFullstack Developer3.6kQa Engineer3.4kMechanical Engineer2.9kElectrical Engineer2.9kSoftware Architect2.8kSecurity2.6kProject Engineer2.5kSecurity Engineer2.4kBackend Developer2.1kQuality Engineer1.9kProcess Engineer1.7kFrontend Developer1.5kApplication Engineer1.2kProduct Engineer1.1kMobile Developer1kDevOps & Infrastructure988Embedded Engineer961Automation Engineer960
Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.