Senior Mask Layout Design Engineer

2 Locationssenior

EngineeringDesign Engineer

0 views0 saves0 applied

Apply Now

Quick Summary

Key Responsibilities

Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general I/O's,

Requirements Summary

Hold a BSEE or equivalent experience. MSEE is a plus. 8+ years of relevant mask design / layout experience Tape-out experience with FinFET technology is required.

Technical Tools

EngineeringDesign Engineer

Are you interested in joining our Dynamic team? If yes, We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal circuit designs!

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to tackle, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence.

Responsibilities

~1 min read

→Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general I/O's, ESD structures designs in innovative sub-micron CMOS technologies using Cadence tools
→You'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products and Job duties will include floor planning, custom layout and verifying against design rules and schematics.

Requirements

~2 min read

Hold a BSEE or equivalent experience. MSEE is a plus.
8+ years of relevant mask design / layout experience
Tape-out experience with FinFET technology is required. Experience with TSMC N5/N4/N3 is preferred.
Experience with high-speed SerDes/RF layout design is helpful and Experience with top level integration would be excellent to have.
Deep understanding of analog circuit layout concepts in submicron CMOS technologies
Validated experience with Cadence custom circuit design tools - particularly virtuoso
Experience running and debugging DRC and LVS with verification tools such as ICV/Calibre
Ability to work optimally in a team, good interpersonal skills and positive energy.
Proficiency in scripting languages like perl, python, skill etc. is a plus
Knowledge of DRC and LVS checking flows, ability to customize DRC and LVS decks

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 132,000 USD - 207,000 USD for Level 4, and 148,000 USD - 235,750 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 10, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.