Senior Staff Engineer Design
senior
EngineeringDesign Engineer
0 views0 saves0 applied
Quick Summary
Overview
Own the RTL design cycle from specification analysis to micro-architecture definition and RTL implementation. Develop detailed micro-architecture documents from high-level product specifications.
Technical Tools
EngineeringDesign Engineer
Own the RTL design cycle from specification analysis to micro-architecture definition and RTL implementation. Develop detailed micro-architecture documents from high-level product specifications. Translate architecture and design requirements into high-quality RTL using Verilog/SystemVerilog. Collaborate with architecture teams to review and refine design and micro-architecture proposals. Deliver RTL that is functionally correct and optimized for Power, Performance, and Area (PPA). Drive RTL quality sign-off activities including Lint, CDC, Synthesis, and CLP checks. Implement and review low-power design methodologies using UPF and related power-intent constructs. Work closely with verification, physical design, and integration teams to resolve design issues. Debug and root-cause functional, synthesis, timing, and low-power challenges. Ensure compliance with coding standards and design best practices throughout the development cycle. Support design reviews and provide technical mentorship to junior engineers when required. Experience: 8+ years of RTL Design experience in the semiconductor industry. Education: B.E./B.Tech/M.E./M.Tech in Electronics, Electrical Engineering, VLSI, or related disciplines. Strong experience in converting specifications into micro-architecture and RTL implementation. Expert-level proficiency in Verilog and System Verilog. Hands-on experience with Lint, CDC, Synthesis, and CLP sign-off methodologies. Strong understanding of low-power design techniques and UPF constructs. Good knowledge of AMBA protocols, including AHB and AXI. Experience designing complex digital blocks with a focus on PPA optimization. Strong debugging and problem-solving skills across the RTL development lifecycle. Excellent collaboration and communication skills with cross-functional engineering teams. We are on a journey to create the best Infineon for everyone. We strive to create the best Infineon for everyone by embracing diversity and inclusion. We welcome applicants for who they are and offer a workplace built on trust, openness, respect and equal opportunity. Our hiring decisions are based on skills and experience. Even if you don't meet every requirement, we encourage you to apply. Please let your recruiter know if you need any accommodations during the interview process. Learn more about our various contact channels and about Diversity & Inclusion at Infineon. Keerthini M H
Location & Eligibility
Where is the job
Not specified
Location terms not specified
About this job
- Posted
- Today
Listing Details
- Posted
- October 27, 2026
- First seen
- October 27, 2026
- Last seen
- October 27, 2026
Posting Health
- Days active
- 0
- Repost count
- 1
- Trust Level
- 49%
- Scored at
- October 27, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
External application
Similar Design Engineer jobs
View all →Principal DCIM Design Engineer
Product Design Engineering Intern (Summer 2027)
Senior Analog and Mixed Signal Design Engineer
$141,910.00-269,100.00 USD
Principal or Sr. Principal RF Microwave Design Engineer
$103,600.00 - $155,400.00
Package Design Engineer
Logic Design Engineer
$72,000 to $99,000 CAD per year
Browse Similar Jobs
Devops Engineer5.4kFullstack Developer3.6kEngineering Manager3.6kQa Engineer3.3kMechanical Engineer2.9kElectrical Engineer2.8kSoftware Architect2.8kSecurity2.6kProject Engineer2.5kSecurity Engineer2.3kBackend Developer2.1kQuality Engineer1.9kProcess Engineer1.7kFrontend Developer1.5kApplication Engineer1.1kProduct Engineer1.1kMobile Developer1kDevOps & Infrastructure988Embedded Engineer954Automation Engineer933
Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.