Sr. / Staff ASIC Digital Design Engineer
Quick Summary
About the Company: At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers.
We are looking for a highly motivated ASIC Digital Design engineer with expertise in DFT, Synthesis, Power, and Timing analysis to support our hardware engineering team.
As a member of ASIC implementation team, you are expected to drive automated flows to streamline sign-off for multiple teams, and ensure high quality deliveries to achieve tapeout milestones.
Responsibilities
~1 min read- →Extensive experience with Synopsys tool suites, and Siemens Tessent tool suite.
- →Responsible for top-level DFT planning and integration.
- →Managing the ATPG (Automatic Test Pattern Generation) and ATE (Automated Test Equipment) interface, including ATE bring-up and failure analysis.
- →Driving test time reduction strategies.
- →Leading Synthesis , Formality, Timing checks, provide guidance, interface with RTL design team for quality RTL delivery.
- →Full chip and Block constraints development & STA; Working independently with the PNR & RTL design team on Physical implementation & Power-intent requirements.
- →Power & IR analysis; implementing DFT across multi-power domain designs.
- →Troubleshooting Synthesis / Timing / DFT / Power related issues, continuously driving flow improvements.
- →Help maintain scripts, documentation, IP DK, and SoC signoff checklists.
Requirements
~1 min read- Demonstrate expertise in multiple Tapeouts, Extensive experience in frontend tools such as PT, DC, VCLP, Formality, LEC, PrimeClosure, PrimePower, VCS, VC-spyglass-dft, Tetramax, Tessent, etc.
- Low-Power Design flow with UPF.
- Familiarity with UNIX/Linux environments, tcl/perl/python/shell scripting, AI-assisted flow experience is a plus.
- Strong attention to detail and ability to follow structured workflows.
- Bachelors in Engineering and 8+ years of related experience, or Masters degree in Engineering and 6+ years of related experience.
- Direct experience taping out designs in advanced semiconductor technology nodes (e.g., 7nm, 5nm, or below).
- Familiarity with voltage drop analysis.
- Experience with ATE bring-up, failure analysis and yield improvement.
- Experience with CDC/RDC/Lint checks.
- Experience with floorplan / timing-driven placement / clock-tree synthesis / Xtalk analysis.
What We Offer
~1 min readSK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complimented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.
The salary offered to a selected candidate will be tailored based on several factors, including the location, job grade, relevant knowledge, skills, and experience. We also take into account the internal equity among our current team members to ensure fairness and competitiveness.
Location & Eligibility
Listing Details
- Posted
- July 16, 2026
- First seen
- July 16, 2026
- Last seen
- July 16, 2026
Posting Health
- Days active
- 0
- Repost count
- 0
- Trust Level
- 60%
- Scored at
- July 16, 2026
Signal breakdown
Please let SK hynix memory solutions America Inc. know you found this job on Jobera.
3 other jobs at SK hynix memory solutions America Inc.
View all →Explore open roles at SK hynix memory solutions America Inc..
Similar Digital Design Engineer jobs
View all →Browse Similar Jobs
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
No spam. Unsubscribe at any time.